Ahmet Inan
|
c133ab2553
|
merge generator xor with shifting
|
2018-09-24 11:56:42 +02:00 |
|
Ahmet Inan
|
73e475ba76
|
align generator with parity bits to xor bytewise
|
2018-09-24 11:44:02 +02:00 |
|
Ahmet Inan
|
ca24063591
|
shift first then xor with generator
|
2018-09-24 10:54:26 +02:00 |
|
Ahmet Inan
|
c90e9a6a23
|
zero out parity bits bytewise
|
2018-09-23 21:40:56 +02:00 |
|
Ahmet Inan
|
e62dbb13c7
|
reverse generator order to match order of message
|
2018-09-23 21:37:46 +02:00 |
|
Ahmet Inan
|
4b7006651e
|
also speed up the shifting of the mixed byte
|
2018-09-23 17:13:05 +02:00 |
|
Ahmet Inan
|
cfffac5010
|
speed up the shift a bit
|
2018-09-23 11:32:41 +02:00 |
|
Ahmet Inan
|
661f69efae
|
test if minpoly is bigger than zero
|
2018-09-23 10:14:47 +02:00 |
|
Ahmet Inan
|
537aff62a2
|
used bitman to help clean up the mess
|
2018-09-22 19:15:25 +02:00 |
|
Ahmet Inan
|
1f354379d3
|
quick and dirty packed bits for the BCH encoder
|
2018-09-22 14:50:25 +02:00 |
|
Ahmet Inan
|
2bf8d4ea84
|
use constants to avoid mistakes
|
2018-09-21 19:26:30 +02:00 |
|
Ahmet Inan
|
537390db43
|
output debug messages to stderr
|
2018-09-21 17:45:24 +02:00 |
|
Ahmet Inan
|
e2b160385e
|
removed value_type interface on BCH to make room
|
2018-09-21 08:48:22 +02:00 |
|
Ahmet Inan
|
01db8f516e
|
added Reed Solomon error correction
lifted from my FEC project:
https://github.com/xdsopl/FEC
|
2018-09-20 18:04:23 +02:00 |
|