Default branch

246c013896 · no CRC per default with PAC codes · Updated 2026-02-14 08:32:56 +00:00

Branches

686983cd32 · added Cauchy Mersenne 31 prime field erasure encoding · Updated 2026-04-27 11:37:24 +00:00

0
7

0c3b9111f1 · do multi-round using a smaller list size · Updated 2026-02-16 13:26:48 +00:00    Mirror

0
8

40e6a90136 · skip decoding frozen bits when no message bits yet · Updated 2026-01-25 23:47:25 +00:00    Mirror

14
5

e83dbce91f · added ber plot · Updated 2024-01-20 14:33:00 +00:00    Mirror

108
0

ed4fe54ee9 · experimenting with ordered reliability message bits · Updated 2023-07-07 13:12:29 +00:00    Mirror

114
1

55ddae0c6f · do not rely on long double · Updated 2023-07-07 08:29:58 +00:00    Mirror

114
0

ee9fe7439f · added CA-SCL example similar to DVB 2/3 LDPC+BCH code · Updated 2021-07-22 14:06:39 +00:00    Mirror

153
1
ssc

e3673684dd · now we can get rid of leafs · Updated 2021-07-17 14:21:11 +00:00    Mirror

154
4

59b10af835 · initialize write disable flags on first iteration · Updated 2019-11-16 09:59:19 +00:00    Mirror

222
14