mirror of
https://github.com/aicodix/code.git
synced 2026-04-27 14:30:36 +00:00
1274 lines
26 KiB
C++
1274 lines
26 KiB
C++
/*
|
|
Intel SSE4.1 acceleration times two
|
|
|
|
Copyright 2024 Ahmet Inan <inan@aicodix.de>
|
|
*/
|
|
|
|
#pragma once
|
|
|
|
#include <smmintrin.h>
|
|
|
|
template <>
|
|
union SIMD<float, 8>
|
|
{
|
|
static const int SIZE = 8;
|
|
typedef float value_type;
|
|
typedef uint32_t uint_type;
|
|
__m128 m[2];
|
|
value_type v[SIZE];
|
|
uint_type u[SIZE];
|
|
};
|
|
|
|
template <>
|
|
union SIMD<double, 4>
|
|
{
|
|
static const int SIZE = 4;
|
|
typedef double value_type;
|
|
typedef uint64_t uint_type;
|
|
__m128d m[2];
|
|
value_type v[SIZE];
|
|
uint_type u[SIZE];
|
|
};
|
|
|
|
template <>
|
|
union SIMD<int8_t, 32>
|
|
{
|
|
static const int SIZE = 32;
|
|
typedef int8_t value_type;
|
|
typedef uint8_t uint_type;
|
|
__m128i m[2];
|
|
value_type v[SIZE];
|
|
uint_type u[SIZE];
|
|
};
|
|
|
|
template <>
|
|
union SIMD<int16_t, 16>
|
|
{
|
|
static const int SIZE = 16;
|
|
typedef int16_t value_type;
|
|
typedef uint16_t uint_type;
|
|
__m128i m[2];
|
|
value_type v[SIZE];
|
|
uint_type u[SIZE];
|
|
};
|
|
|
|
template <>
|
|
union SIMD<int32_t, 8>
|
|
{
|
|
static const int SIZE = 8;
|
|
typedef int32_t value_type;
|
|
typedef uint32_t uint_type;
|
|
__m128i m[2];
|
|
value_type v[SIZE];
|
|
uint_type u[SIZE];
|
|
};
|
|
|
|
template <>
|
|
union SIMD<int64_t, 4>
|
|
{
|
|
static const int SIZE = 4;
|
|
typedef int64_t value_type;
|
|
typedef uint64_t uint_type;
|
|
__m128i m[2];
|
|
value_type v[SIZE];
|
|
uint_type u[SIZE];
|
|
};
|
|
|
|
template <>
|
|
union SIMD<uint8_t, 32>
|
|
{
|
|
static const int SIZE = 32;
|
|
typedef uint8_t value_type;
|
|
typedef uint8_t uint_type;
|
|
__m128i m[2];
|
|
value_type v[SIZE];
|
|
uint_type u[SIZE];
|
|
};
|
|
|
|
template <>
|
|
union SIMD<uint16_t, 16>
|
|
{
|
|
static const int SIZE = 16;
|
|
typedef uint16_t value_type;
|
|
typedef uint16_t uint_type;
|
|
__m128i m[2];
|
|
value_type v[SIZE];
|
|
uint_type u[SIZE];
|
|
};
|
|
|
|
template <>
|
|
union SIMD<uint32_t, 8>
|
|
{
|
|
static const int SIZE = 8;
|
|
typedef uint32_t value_type;
|
|
typedef uint32_t uint_type;
|
|
__m128i m[2];
|
|
value_type v[SIZE];
|
|
uint_type u[SIZE];
|
|
};
|
|
|
|
template <>
|
|
union SIMD<uint64_t, 4>
|
|
{
|
|
static const int SIZE = 4;
|
|
typedef uint64_t value_type;
|
|
typedef uint64_t uint_type;
|
|
__m128i m[2];
|
|
value_type v[SIZE];
|
|
uint_type u[SIZE];
|
|
};
|
|
|
|
template <>
|
|
inline SIMD<float, 8> vreinterpret(SIMD<uint32_t, 8> a)
|
|
{
|
|
SIMD<float, 8> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = (__m128)a.m[i];
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<uint32_t, 8> vreinterpret(SIMD<float, 8> a)
|
|
{
|
|
SIMD<uint32_t, 8> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = (__m128i)a.m[i];
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<double, 4> vreinterpret(SIMD<uint64_t, 4> a)
|
|
{
|
|
SIMD<double, 4> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = (__m128d)a.m[i];
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<uint64_t, 4> vreinterpret(SIMD<double, 4> a)
|
|
{
|
|
SIMD<uint64_t, 4> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = (__m128i)a.m[i];
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<uint8_t, 32> vreinterpret(SIMD<int8_t, 32> a)
|
|
{
|
|
SIMD<uint8_t, 32> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = (__m128i)a.m[i];
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<int8_t, 32> vreinterpret(SIMD<uint8_t, 32> a)
|
|
{
|
|
SIMD<int8_t, 32> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = (__m128i)a.m[i];
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<uint16_t, 16> vreinterpret(SIMD<int16_t, 16> a)
|
|
{
|
|
SIMD<uint16_t, 16> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = (__m128i)a.m[i];
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<int16_t, 16> vreinterpret(SIMD<uint16_t, 16> a)
|
|
{
|
|
SIMD<int16_t, 16> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = (__m128i)a.m[i];
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<uint32_t, 8> vreinterpret(SIMD<int32_t, 8> a)
|
|
{
|
|
SIMD<uint32_t, 8> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = (__m128i)a.m[i];
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<int32_t, 8> vreinterpret(SIMD<uint32_t, 8> a)
|
|
{
|
|
SIMD<int32_t, 8> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = (__m128i)a.m[i];
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<uint64_t, 4> vreinterpret(SIMD<int64_t, 4> a)
|
|
{
|
|
SIMD<uint64_t, 4> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = (__m128i)a.m[i];
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<int64_t, 4> vreinterpret(SIMD<uint64_t, 4> a)
|
|
{
|
|
SIMD<int64_t, 4> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = (__m128i)a.m[i];
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<float, 8> vdup<SIMD<float, 8>>(float a)
|
|
{
|
|
SIMD<float, 8> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_set1_ps(a);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<double, 4> vdup<SIMD<double, 4>>(double a)
|
|
{
|
|
SIMD<double, 4> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_set1_pd(a);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<int8_t, 32> vdup<SIMD<int8_t, 32>>(int8_t a)
|
|
{
|
|
SIMD<int8_t, 32> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_set1_epi8(a);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<int16_t, 16> vdup<SIMD<int16_t, 16>>(int16_t a)
|
|
{
|
|
SIMD<int16_t, 16> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_set1_epi16(a);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<int32_t, 8> vdup<SIMD<int32_t, 8>>(int32_t a)
|
|
{
|
|
SIMD<int32_t, 8> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_set1_epi32(a);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<int64_t, 4> vdup<SIMD<int64_t, 4>>(int64_t a)
|
|
{
|
|
SIMD<int64_t, 4> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_set1_epi64x(a);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<float, 8> vzero()
|
|
{
|
|
SIMD<float, 8> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_setzero_ps();
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<double, 4> vzero()
|
|
{
|
|
SIMD<double, 4> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_setzero_pd();
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<int8_t, 32> vzero()
|
|
{
|
|
SIMD<int8_t, 32> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_setzero_si128();
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<int16_t, 16> vzero()
|
|
{
|
|
SIMD<int16_t, 16> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_setzero_si128();
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<int32_t, 8> vzero()
|
|
{
|
|
SIMD<int32_t, 8> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_setzero_si128();
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<int64_t, 4> vzero()
|
|
{
|
|
SIMD<int64_t, 4> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_setzero_si128();
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<float, 8> vadd(SIMD<float, 8> a, SIMD<float, 8> b)
|
|
{
|
|
SIMD<float, 8> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_add_ps(a.m[i], b.m[i]);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<double, 4> vadd(SIMD<double, 4> a, SIMD<double, 4> b)
|
|
{
|
|
SIMD<double, 4> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_add_pd(a.m[i], b.m[i]);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<int8_t, 32> vadd(SIMD<int8_t, 32> a, SIMD<int8_t, 32> b)
|
|
{
|
|
SIMD<int8_t, 32> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_add_epi8(a.m[i], b.m[i]);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<int16_t, 16> vadd(SIMD<int16_t, 16> a, SIMD<int16_t, 16> b)
|
|
{
|
|
SIMD<int16_t, 16> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_add_epi16(a.m[i], b.m[i]);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<int32_t, 8> vadd(SIMD<int32_t, 8> a, SIMD<int32_t, 8> b)
|
|
{
|
|
SIMD<int32_t, 8> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_add_epi32(a.m[i], b.m[i]);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<int64_t, 4> vadd(SIMD<int64_t, 4> a, SIMD<int64_t, 4> b)
|
|
{
|
|
SIMD<int64_t, 4> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_add_epi64(a.m[i], b.m[i]);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<int8_t, 32> vqadd(SIMD<int8_t, 32> a, SIMD<int8_t, 32> b)
|
|
{
|
|
SIMD<int8_t, 32> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_adds_epi8(a.m[i], b.m[i]);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<int16_t, 16> vqadd(SIMD<int16_t, 16> a, SIMD<int16_t, 16> b)
|
|
{
|
|
SIMD<int16_t, 16> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_adds_epi16(a.m[i], b.m[i]);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<float, 8> vsub(SIMD<float, 8> a, SIMD<float, 8> b)
|
|
{
|
|
SIMD<float, 8> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_sub_ps(a.m[i], b.m[i]);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<double, 4> vsub(SIMD<double, 4> a, SIMD<double, 4> b)
|
|
{
|
|
SIMD<double, 4> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_sub_pd(a.m[i], b.m[i]);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<int8_t, 32> vsub(SIMD<int8_t, 32> a, SIMD<int8_t, 32> b)
|
|
{
|
|
SIMD<int8_t, 32> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_sub_epi8(a.m[i], b.m[i]);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<int16_t, 16> vsub(SIMD<int16_t, 16> a, SIMD<int16_t, 16> b)
|
|
{
|
|
SIMD<int16_t, 16> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_sub_epi16(a.m[i], b.m[i]);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<int32_t, 8> vsub(SIMD<int32_t, 8> a, SIMD<int32_t, 8> b)
|
|
{
|
|
SIMD<int32_t, 8> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_sub_epi32(a.m[i], b.m[i]);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<int64_t, 4> vsub(SIMD<int64_t, 4> a, SIMD<int64_t, 4> b)
|
|
{
|
|
SIMD<int64_t, 4> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_sub_epi64(a.m[i], b.m[i]);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<int8_t, 32> vqsub(SIMD<int8_t, 32> a, SIMD<int8_t, 32> b)
|
|
{
|
|
SIMD<int8_t, 32> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_subs_epi8(a.m[i], b.m[i]);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<int16_t, 16> vqsub(SIMD<int16_t, 16> a, SIMD<int16_t, 16> b)
|
|
{
|
|
SIMD<int16_t, 16> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_subs_epi16(a.m[i], b.m[i]);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<uint8_t, 32> vqsub(SIMD<uint8_t, 32> a, SIMD<uint8_t, 32> b)
|
|
{
|
|
SIMD<uint8_t, 32> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_subs_epu8(a.m[i], b.m[i]);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<uint16_t, 16> vqsub(SIMD<uint16_t, 16> a, SIMD<uint16_t, 16> b)
|
|
{
|
|
SIMD<uint16_t, 16> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_subs_epu16(a.m[i], b.m[i]);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<float, 8> vmul(SIMD<float, 8> a, SIMD<float, 8> b)
|
|
{
|
|
SIMD<float, 8> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_mul_ps(a.m[i], b.m[i]);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<double, 4> vmul(SIMD<double, 4> a, SIMD<double, 4> b)
|
|
{
|
|
SIMD<double, 4> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_mul_pd(a.m[i], b.m[i]);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<float, 8> vabs(SIMD<float, 8> a)
|
|
{
|
|
SIMD<float, 8> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_andnot_ps(_mm_set1_ps(-0.f), a.m[i]);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<double, 4> vabs(SIMD<double, 4> a)
|
|
{
|
|
SIMD<double, 4> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_andnot_pd(_mm_set1_pd(-0.), a.m[i]);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<int8_t, 32> vqabs(SIMD<int8_t, 32> a)
|
|
{
|
|
SIMD<int8_t, 32> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_abs_epi8(_mm_max_epi8(a.m[i], _mm_set1_epi8(-INT8_MAX)));
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<int16_t, 16> vqabs(SIMD<int16_t, 16> a)
|
|
{
|
|
SIMD<int16_t, 16> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_abs_epi16(_mm_max_epi16(a.m[i], _mm_set1_epi16(-INT16_MAX)));
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<int32_t, 8> vqabs(SIMD<int32_t, 8> a)
|
|
{
|
|
SIMD<int32_t, 8> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_abs_epi32(_mm_max_epi32(a.m[i], _mm_set1_epi32(-INT32_MAX)));
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<float, 8> vsignum(SIMD<float, 8> a)
|
|
{
|
|
SIMD<float, 8> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_andnot_ps(
|
|
_mm_cmpeq_ps(a.m[i], _mm_setzero_ps()),
|
|
_mm_or_ps(_mm_set1_ps(1.f), _mm_and_ps(_mm_set1_ps(-0.f), a.m[i])));
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<double, 4> vsignum(SIMD<double, 4> a)
|
|
{
|
|
SIMD<double, 4> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_andnot_pd(
|
|
_mm_cmpeq_pd(a.m[i], _mm_setzero_pd()),
|
|
_mm_or_pd(_mm_set1_pd(1.), _mm_and_pd(_mm_set1_pd(-0.), a.m[i])));
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<int8_t, 32> vsignum(SIMD<int8_t, 32> a)
|
|
{
|
|
SIMD<int8_t, 32> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_sign_epi8(_mm_set1_epi8(1), a.m[i]);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<int16_t, 16> vsignum(SIMD<int16_t, 16> a)
|
|
{
|
|
SIMD<int16_t, 16> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_sign_epi16(_mm_set1_epi16(1), a.m[i]);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<int32_t, 8> vsignum(SIMD<int32_t, 8> a)
|
|
{
|
|
SIMD<int32_t, 8> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_sign_epi32(_mm_set1_epi32(1), a.m[i]);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<float, 8> vsign(SIMD<float, 8> a, SIMD<float, 8> b)
|
|
{
|
|
SIMD<float, 8> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_andnot_ps(
|
|
_mm_cmpeq_ps(b.m[i], _mm_setzero_ps()),
|
|
_mm_xor_ps(a.m[i], _mm_and_ps(_mm_set1_ps(-0.f), b.m[i])));
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<double, 4> vsign(SIMD<double, 4> a, SIMD<double, 4> b)
|
|
{
|
|
SIMD<double, 4> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_andnot_pd(
|
|
_mm_cmpeq_pd(b.m[i], _mm_setzero_pd()),
|
|
_mm_xor_pd(a.m[i], _mm_and_pd(_mm_set1_pd(-0.), b.m[i])));
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<int8_t, 32> vsign(SIMD<int8_t, 32> a, SIMD<int8_t, 32> b)
|
|
{
|
|
SIMD<int8_t, 32> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_sign_epi8(a.m[i], b.m[i]);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<int16_t, 16> vsign(SIMD<int16_t, 16> a, SIMD<int16_t, 16> b)
|
|
{
|
|
SIMD<int16_t, 16> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_sign_epi16(a.m[i], b.m[i]);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<int32_t, 8> vsign(SIMD<int32_t, 8> a, SIMD<int32_t, 8> b)
|
|
{
|
|
SIMD<int32_t, 8> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_sign_epi32(a.m[i], b.m[i]);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<float, 8> vcopysign(SIMD<float, 8> a, SIMD<float, 8> b)
|
|
{
|
|
SIMD<float, 8> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_or_ps(
|
|
_mm_andnot_ps(_mm_set1_ps(-0.f), a.m[i]),
|
|
_mm_and_ps(_mm_set1_ps(-0.f), b.m[i]));
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<double, 4> vcopysign(SIMD<double, 4> a, SIMD<double, 4> b)
|
|
{
|
|
SIMD<double, 4> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_or_pd(
|
|
_mm_andnot_pd(_mm_set1_pd(-0.), a.m[i]),
|
|
_mm_and_pd(_mm_set1_pd(-0.), b.m[i]));
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<uint8_t, 32> vorr(SIMD<uint8_t, 32> a, SIMD<uint8_t, 32> b)
|
|
{
|
|
SIMD<uint8_t, 32> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_or_si128(a.m[i], b.m[i]);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<uint16_t, 16> vorr(SIMD<uint16_t, 16> a, SIMD<uint16_t, 16> b)
|
|
{
|
|
SIMD<uint16_t, 16> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_or_si128(a.m[i], b.m[i]);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<uint32_t, 8> vorr(SIMD<uint32_t, 8> a, SIMD<uint32_t, 8> b)
|
|
{
|
|
SIMD<uint32_t, 8> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_or_si128(a.m[i], b.m[i]);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<uint64_t, 4> vorr(SIMD<uint64_t, 4> a, SIMD<uint64_t, 4> b)
|
|
{
|
|
SIMD<uint64_t, 4> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_or_si128(a.m[i], b.m[i]);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<uint8_t, 32> vand(SIMD<uint8_t, 32> a, SIMD<uint8_t, 32> b)
|
|
{
|
|
SIMD<uint8_t, 32> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_and_si128(a.m[i], b.m[i]);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<uint16_t, 16> vand(SIMD<uint16_t, 16> a, SIMD<uint16_t, 16> b)
|
|
{
|
|
SIMD<uint16_t, 16> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_and_si128(a.m[i], b.m[i]);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<uint32_t, 8> vand(SIMD<uint32_t, 8> a, SIMD<uint32_t, 8> b)
|
|
{
|
|
SIMD<uint32_t, 8> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_and_si128(a.m[i], b.m[i]);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<uint64_t, 4> vand(SIMD<uint64_t, 4> a, SIMD<uint64_t, 4> b)
|
|
{
|
|
SIMD<uint64_t, 4> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_and_si128(a.m[i], b.m[i]);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<uint8_t, 32> veor(SIMD<uint8_t, 32> a, SIMD<uint8_t, 32> b)
|
|
{
|
|
SIMD<uint8_t, 32> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_xor_si128(a.m[i], b.m[i]);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<uint16_t, 16> veor(SIMD<uint16_t, 16> a, SIMD<uint16_t, 16> b)
|
|
{
|
|
SIMD<uint16_t, 16> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_xor_si128(a.m[i], b.m[i]);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<uint32_t, 8> veor(SIMD<uint32_t, 8> a, SIMD<uint32_t, 8> b)
|
|
{
|
|
SIMD<uint32_t, 8> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_xor_si128(a.m[i], b.m[i]);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<uint64_t, 4> veor(SIMD<uint64_t, 4> a, SIMD<uint64_t, 4> b)
|
|
{
|
|
SIMD<uint64_t, 4> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_xor_si128(a.m[i], b.m[i]);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<uint8_t, 32> vbic(SIMD<uint8_t, 32> a, SIMD<uint8_t, 32> b)
|
|
{
|
|
SIMD<uint8_t, 32> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_andnot_si128(b.m[i], a.m[i]);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<uint16_t, 16> vbic(SIMD<uint16_t, 16> a, SIMD<uint16_t, 16> b)
|
|
{
|
|
SIMD<uint16_t, 16> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_andnot_si128(b.m[i], a.m[i]);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<uint32_t, 8> vbic(SIMD<uint32_t, 8> a, SIMD<uint32_t, 8> b)
|
|
{
|
|
SIMD<uint32_t, 8> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_andnot_si128(b.m[i], a.m[i]);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<uint64_t, 4> vbic(SIMD<uint64_t, 4> a, SIMD<uint64_t, 4> b)
|
|
{
|
|
SIMD<uint64_t, 4> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_andnot_si128(b.m[i], a.m[i]);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<uint8_t, 32> vbsl(SIMD<uint8_t, 32> a, SIMD<uint8_t, 32> b, SIMD<uint8_t, 32> c)
|
|
{
|
|
SIMD<uint8_t, 32> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_or_si128(_mm_and_si128(a.m[i], b.m[i]), _mm_andnot_si128(a.m[i], c.m[i]));
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<uint16_t, 16> vbsl(SIMD<uint16_t, 16> a, SIMD<uint16_t, 16> b, SIMD<uint16_t, 16> c)
|
|
{
|
|
SIMD<uint16_t, 16> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_or_si128(_mm_and_si128(a.m[i], b.m[i]), _mm_andnot_si128(a.m[i], c.m[i]));
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<uint32_t, 8> vbsl(SIMD<uint32_t, 8> a, SIMD<uint32_t, 8> b, SIMD<uint32_t, 8> c)
|
|
{
|
|
SIMD<uint32_t, 8> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_or_si128(_mm_and_si128(a.m[i], b.m[i]), _mm_andnot_si128(a.m[i], c.m[i]));
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<uint64_t, 4> vbsl(SIMD<uint64_t, 4> a, SIMD<uint64_t, 4> b, SIMD<uint64_t, 4> c)
|
|
{
|
|
SIMD<uint64_t, 4> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_or_si128(_mm_and_si128(a.m[i], b.m[i]), _mm_andnot_si128(a.m[i], c.m[i]));
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<uint32_t, 8> vceqz(SIMD<float, 8> a)
|
|
{
|
|
SIMD<uint32_t, 8> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = (__m128i)_mm_cmpeq_ps(a.m[i], _mm_setzero_ps());
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<uint64_t, 4> vceqz(SIMD<double, 4> a)
|
|
{
|
|
SIMD<uint64_t, 4> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = (__m128i)_mm_cmpeq_pd(a.m[i], _mm_setzero_pd());
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<uint8_t, 32> vceqz(SIMD<int8_t, 32> a)
|
|
{
|
|
SIMD<uint8_t, 32> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_cmpeq_epi8(a.m[i], _mm_setzero_si128());
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<uint16_t, 16> vceqz(SIMD<int16_t, 16> a)
|
|
{
|
|
SIMD<uint16_t, 16> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_cmpeq_epi16(a.m[i], _mm_setzero_si128());
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<uint32_t, 8> vceqz(SIMD<int32_t, 8> a)
|
|
{
|
|
SIMD<uint32_t, 8> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_cmpeq_epi32(a.m[i], _mm_setzero_si128());
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<uint64_t, 4> vceqz(SIMD<int64_t, 4> a)
|
|
{
|
|
SIMD<uint64_t, 4> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_cmpeq_epi64(a.m[i], _mm_setzero_si128());
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<uint32_t, 8> vceq(SIMD<float, 8> a, SIMD<float, 8> b)
|
|
{
|
|
SIMD<uint32_t, 8> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = (__m128i)_mm_cmpeq_ps(a.m[i], b.m[i]);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<uint64_t, 4> vceq(SIMD<double, 4> a, SIMD<double, 4> b)
|
|
{
|
|
SIMD<uint64_t, 4> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = (__m128i)_mm_cmpeq_pd(a.m[i], b.m[i]);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<uint8_t, 32> vceq(SIMD<int8_t, 32> a, SIMD<int8_t, 32> b)
|
|
{
|
|
SIMD<uint8_t, 32> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_cmpeq_epi8(a.m[i], b.m[i]);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<uint16_t, 16> vceq(SIMD<int16_t, 16> a, SIMD<int16_t, 16> b)
|
|
{
|
|
SIMD<uint16_t, 16> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_cmpeq_epi16(a.m[i], b.m[i]);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<uint32_t, 8> vceq(SIMD<int32_t, 8> a, SIMD<int32_t, 8> b)
|
|
{
|
|
SIMD<uint32_t, 8> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_cmpeq_epi32(a.m[i], b.m[i]);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<uint64_t, 4> vceq(SIMD<int64_t, 4> a, SIMD<int64_t, 4> b)
|
|
{
|
|
SIMD<uint64_t, 4> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_cmpeq_epi64(a.m[i], b.m[i]);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<uint32_t, 8> vcgtz(SIMD<float, 8> a)
|
|
{
|
|
SIMD<uint32_t, 8> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = (__m128i)_mm_cmpgt_ps(a.m[i], _mm_setzero_ps());
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<uint64_t, 4> vcgtz(SIMD<double, 4> a)
|
|
{
|
|
SIMD<uint64_t, 4> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = (__m128i)_mm_cmpgt_pd(a.m[i], _mm_setzero_pd());
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<uint8_t, 32> vcgtz(SIMD<int8_t, 32> a)
|
|
{
|
|
SIMD<uint8_t, 32> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_cmpgt_epi8(a.m[i], _mm_setzero_si128());
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<uint16_t, 16> vcgtz(SIMD<int16_t, 16> a)
|
|
{
|
|
SIMD<uint16_t, 16> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_cmpgt_epi16(a.m[i], _mm_setzero_si128());
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<uint32_t, 8> vcgtz(SIMD<int32_t, 8> a)
|
|
{
|
|
SIMD<uint32_t, 8> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_cmpgt_epi32(a.m[i], _mm_setzero_si128());
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<uint64_t, 4> vcgtz(SIMD<int64_t, 4> a)
|
|
{
|
|
SIMD<uint64_t, 4> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_cmpgt_epi64(a.m[i], _mm_setzero_si128());
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<uint32_t, 8> vcltz(SIMD<float, 8> a)
|
|
{
|
|
SIMD<uint32_t, 8> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = (__m128i)_mm_cmplt_ps(a.m[i], _mm_setzero_ps());
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<uint64_t, 4> vcltz(SIMD<double, 4> a)
|
|
{
|
|
SIMD<uint64_t, 4> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = (__m128i)_mm_cmplt_pd(a.m[i], _mm_setzero_pd());
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<uint8_t, 32> vcltz(SIMD<int8_t, 32> a)
|
|
{
|
|
SIMD<uint8_t, 32> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_cmpgt_epi8(_mm_setzero_si128(), a.m[i]);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<uint16_t, 16> vcltz(SIMD<int16_t, 16> a)
|
|
{
|
|
SIMD<uint16_t, 16> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_cmpgt_epi16(_mm_setzero_si128(), a.m[i]);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<uint32_t, 8> vcltz(SIMD<int32_t, 8> a)
|
|
{
|
|
SIMD<uint32_t, 8> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_cmpgt_epi32(_mm_setzero_si128(), a.m[i]);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<uint64_t, 4> vcltz(SIMD<int64_t, 4> a)
|
|
{
|
|
SIMD<uint64_t, 4> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_cmpgt_epi64(_mm_setzero_si128(), a.m[i]);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<uint32_t, 8> vclez(SIMD<float, 8> a)
|
|
{
|
|
SIMD<uint32_t, 8> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = (__m128i)_mm_cmple_ps(a.m[i], _mm_setzero_ps());
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<uint64_t, 4> vclez(SIMD<double, 4> a)
|
|
{
|
|
SIMD<uint64_t, 4> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = (__m128i)_mm_cmple_pd(a.m[i], _mm_setzero_pd());
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<uint8_t, 32> vclez(SIMD<int8_t, 32> a)
|
|
{
|
|
SIMD<uint8_t, 32> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_or_si128(
|
|
_mm_cmpeq_epi8(a.m[i], _mm_setzero_si128()),
|
|
_mm_cmpgt_epi8(_mm_setzero_si128(), a.m[i]));
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<uint16_t, 16> vclez(SIMD<int16_t, 16> a)
|
|
{
|
|
SIMD<uint16_t, 16> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_or_si128(
|
|
_mm_cmpeq_epi16(a.m[i], _mm_setzero_si128()),
|
|
_mm_cmpgt_epi16(_mm_setzero_si128(), a.m[i]));
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<uint32_t, 8> vclez(SIMD<int32_t, 8> a)
|
|
{
|
|
SIMD<uint32_t, 8> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_or_si128(
|
|
_mm_cmpeq_epi32(a.m[i], _mm_setzero_si128()),
|
|
_mm_cmpgt_epi32(_mm_setzero_si128(), a.m[i]));
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<uint64_t, 4> vclez(SIMD<int64_t, 4> a)
|
|
{
|
|
SIMD<uint64_t, 4> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_or_si128(
|
|
_mm_cmpeq_epi64(a.m[i], _mm_setzero_si128()),
|
|
_mm_cmpgt_epi64(_mm_setzero_si128(), a.m[i]));
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<float, 8> vmin(SIMD<float, 8> a, SIMD<float, 8> b)
|
|
{
|
|
SIMD<float, 8> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_min_ps(a.m[i], b.m[i]);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<double, 4> vmin(SIMD<double, 4> a, SIMD<double, 4> b)
|
|
{
|
|
SIMD<double, 4> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_min_pd(a.m[i], b.m[i]);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<int8_t, 32> vmin(SIMD<int8_t, 32> a, SIMD<int8_t, 32> b)
|
|
{
|
|
SIMD<int8_t, 32> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_min_epi8(a.m[i], b.m[i]);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<int16_t, 16> vmin(SIMD<int16_t, 16> a, SIMD<int16_t, 16> b)
|
|
{
|
|
SIMD<int16_t, 16> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_min_epi16(a.m[i], b.m[i]);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<int32_t, 8> vmin(SIMD<int32_t, 8> a, SIMD<int32_t, 8> b)
|
|
{
|
|
SIMD<int32_t, 8> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_min_epi32(a.m[i], b.m[i]);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<float, 8> vmax(SIMD<float, 8> a, SIMD<float, 8> b)
|
|
{
|
|
SIMD<float, 8> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_max_ps(a.m[i], b.m[i]);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<double, 4> vmax(SIMD<double, 4> a, SIMD<double, 4> b)
|
|
{
|
|
SIMD<double, 4> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_max_pd(a.m[i], b.m[i]);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<int8_t, 32> vmax(SIMD<int8_t, 32> a, SIMD<int8_t, 32> b)
|
|
{
|
|
SIMD<int8_t, 32> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_max_epi8(a.m[i], b.m[i]);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<int16_t, 16> vmax(SIMD<int16_t, 16> a, SIMD<int16_t, 16> b)
|
|
{
|
|
SIMD<int16_t, 16> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_max_epi16(a.m[i], b.m[i]);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<int32_t, 8> vmax(SIMD<int32_t, 8> a, SIMD<int32_t, 8> b)
|
|
{
|
|
SIMD<int32_t, 8> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_max_epi32(a.m[i], b.m[i]);
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<float, 8> vclamp(SIMD<float, 8> x, float a, float b)
|
|
{
|
|
SIMD<float, 8> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_min_ps(_mm_max_ps(x.m[i], _mm_set1_ps(a)), _mm_set1_ps(b));
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<double, 4> vclamp(SIMD<double, 4> x, double a, double b)
|
|
{
|
|
SIMD<double, 4> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_min_pd(_mm_max_pd(x.m[i], _mm_set1_pd(a)), _mm_set1_pd(b));
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<int8_t, 32> vclamp(SIMD<int8_t, 32> x, int8_t a, int8_t b)
|
|
{
|
|
SIMD<int8_t, 32> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_min_epi8(_mm_max_epi8(x.m[i], _mm_set1_epi8(a)), _mm_set1_epi8(b));
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<int16_t, 16> vclamp(SIMD<int16_t, 16> x, int16_t a, int16_t b)
|
|
{
|
|
SIMD<int16_t, 16> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_min_epi16(_mm_max_epi16(x.m[i], _mm_set1_epi16(a)), _mm_set1_epi16(b));
|
|
return tmp;
|
|
}
|
|
|
|
template <>
|
|
inline SIMD<int32_t, 8> vclamp(SIMD<int32_t, 8> x, int32_t a, int32_t b)
|
|
{
|
|
SIMD<int32_t, 8> tmp;
|
|
for (int i = 0; i < 2; ++i)
|
|
tmp.m[i] = _mm_min_epi32(_mm_max_epi32(x.m[i], _mm_set1_epi32(a)), _mm_set1_epi32(b));
|
|
return tmp;
|
|
}
|
|
|